The Huawei CE8850 switch can be setup as Boundary clock or Transparent clock in AES67 networks

Please be aware that it requires a careful configuration up.

You will require a Huawei TAC support account in order to get access to a Huawei field application engineer for on site support

Here is a link to Huawei CE8850 switch manual

https://support.huawei.com/enterprise/en/doc/EDOC0100523061?section=j00f https://support.huawei.com/enterprise/en/doc/EDOC0100523061?section=j00f

Extract:

 12.9.1  Example for Configuring the BITS as the PTP Master Clock Source

(BITS == Building integrated Timing Supply)

Configuration Roadmap

The 1588v2 technology transmits clock signals on the network. If a network clock signal needs to be synchronized with the external clock source, you need to introduce the standard clock source independently.

As shown in Figure 12-8, the BITS is connected to an external GPS to advertise the input clock or time signals to the device named Master, which serves as the master clock of the bearer network and advertises the received clock or time signals to devices on the bearer network.

The BITS of the switch Master is connected to two-channel clock sources: BITS0 and BITS1. BITS0 obtains a frequency signal through Ethernet synchronization and BITS1 obtains a time signal through 1588v2. The switch synchronizes the time through Ethernet synchronization and 1588v2.

Figure 12-8  Networking diagram of configuring the BITS as the 1588v2 clock source

Open

The configuration roadmap is as follows:

1. Connect Master to the BITS clock.

1. Configure attributes for the BITS clock.

1. Configure the BITS as the 1588v2 clock or time source.

Data Preparation

To complete the configuration, you need the following data:

·         BITS signal type

·         Attributes of the BITS time source, including time source value

·         Priority of the static clock source

Procedure

1. Connect Master to the BITS clock source, that is, BITS0, BTS1.

1. Configure attributes for the input signals of the BITS clock.

 NOTE:

The default WTR time of a clock source is 1 minute. Generally, you do not need to change the default value.

If you want to see the clock source switching result during debugging, set the WTR time to 0.

1. Configure attributes for the BITS clock source on 

Master.

 NOTE:

BITS is connected to an external time source, namely, GPS, and its time-source is 2.

1. Enable basic 1588v2 functions on 

Master and configure the device type as OC.

1. Verify the configuration.

After the preceding configurations, run the display clock source command in any view on Master. You can view that BITS0 and BITS1 on Master are in Normal state, indicating that Master has successfully traced the BITS clock source.

Run the display clock mode command in system view on Master. You can view that Master has stepped into lock mode, which means the frequency of Master has traced the signal from BITS0 port.

After the configurations, run the display ptp all command on Master, and you can view the current operation status of 1588v2.

Configuration Files

·         Configuration file of Master